Experimental Results for IDDQ and VLV Testing
نویسندگان
چکیده
An experimental test chip was designed and manufactured to evaluate different test techniques. Based on the results presented in the wafer probe, 309 out of 5491 dies that passed the Stage 1 tests were packaged for further investigation. This paper describes the experimental setup and the preliminary results for the final package test. We focus on the correlation among various defect classes, including IDDQ failures, Very-Low-Voltage (VLV) failures, timing-independent combinational (TIC) defects, and nonTIC defects. We used 2 supply voltages for VLV tests. Two test speeds were used at each supply voltage. 9 dies failed only the VLV Boolean tests, and 7 of these were confirmed to have had high IDDQ measurement results. We also investigated the defect classes of the test escapes for 100% single stuck fault (SSF), transition fault, and IDDQ test sets.
منابع مشابه
Testing for tunneling opens
A tunneling-open failure mode is proposed and carefully studied. A circuit with a tunneling open could pass at-speed Boolean tests but fail VLV testing or IDDQ testing. Theoretical calculations as well as Boolean and IDDQ experiments confirm the existence of tunneling opens. The Murphy experimental data show that seven out of nine VLV-only failure circuits can be explained by this failure mode....
متن کاملStuck-fault tests vs. actual defects
This paper studies some manufacturing test data collected for an experimental digital IC. Test results for a large variety of single-stuck fault based test sets are shown and compared with a number of test sets based on other fault models. The defects present in the chips studied are characterized based on the chip tester responses. The data presented shows that N-detect test sets are particula...
متن کاملA Built-In IDDQ Testing Circuit*
Although IDDQ testing has become a widely accepted defect detection technique for CMOS ICs, its effectiveness in very deep submicron technologies is threatened by the increased transistor leakage current. In this paper, a built-in IDDQ testing circuit is presented, that aims to extend the viability of IDDQ testing in future technologies and first experimental results are discussed.
متن کاملAlgorithms for ATPG under Leakage Constraints
Measuring the steady state leakage current (IDDQ) is a very successful testing paradigm detecting faults not discovered when considering standard fault models. Due to increasing vector dependencies and process variations IDDQ testing becomes more difficult. We propose ATPG algorithms to control test vector dependencies even before performing the IDDQ test. Experimental results show that leakage...
متن کاملIddq Testability Analysis Using Random Test Vectors
This paper reports an investigation of Iddq test coverage of randomly generated test vectors and Iddq fault coverage estimation based on a new testability measure. Experimental results show that Iddq random vectors are as efficient as deterministic vectors, and that the proposed testability measure is capable of accurately estimating fault coverage of Iddq test.
متن کامل